Adaptive Hardware Implementation for the Deblocking Filter Used in H.264/AVC Using System GeneratorEnter title - Université de Bourgogne Accéder directement au contenu
Communication Dans Un Congrès Année : 2016

Adaptive Hardware Implementation for the Deblocking Filter Used in H.264/AVC Using System GeneratorEnter title

Résumé

Xilinx System Generator is a Matlab/Simulink high-level based design tool especially for the development of complex digital circuits using Hardware Description Language (HDL). In this paper we propose a high level model for the deblocking filter used in H.264/AVC using System Generator of Matlab/Simulink. Synthesis results are compared with implementations realized using RTL level. The proposed model allows for rapid edits of the architectures and permits the implementation of filters used in other standards and norms (HEVC for example). The proposed implementations are verified using Xilinx-Virtex5 platforms.
Fichier non déposé

Dates et versions

hal-01483750 , version 1 (06-03-2017)

Identifiants

  • HAL Id : hal-01483750 , version 1

Citer

Kamel Messaoudi, Amira Yahi, Messaoudi Newfel, Salah Toumi. Adaptive Hardware Implementation for the Deblocking Filter Used in H.264/AVC Using System GeneratorEnter title. International Conference on Embedded Systems in Telecommunications and Instrumentation (ICESTI'16), Oct 2016, Annaba, Algeria. ⟨hal-01483750⟩

Collections

UNIV-BOURGOGNE
68 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More